

Index

a

- advanced packaging technologies 53, 433
 - biomedical stent 57–59
 - electrical challenges (*see* electrical challenges)
 - interposer 59–61
 - mechanical 67–68
 - thermal 68–71
 - thermomechanical 72–76
- advanced power-down techniques 178
- air-cooled ICs, compact thermal modeling for 448
- AP bump routing 96

b

- back end of the line (BEOL) techniques 4
- back-side cooling approach 436, 437
- bankwise staggered power-down policy, for wideIO DRAMs 182
- bit error rate 99–106
- Bosch process 369
- boundary scan test mode 335
- μ -bump structure types 337
- buried wordline (bWL) concept 151

c

- Cascade Microtech CM300 probe station 238–239
- cell efficiency (CE) 168–170
- charge-and-sample based pre-bond TSV test 214–216

- charge-discharge-sample (CDS) test 215
- charge-up-and-float, wait-and-sample (CAF-WAS) method 214
- chip-on-wafer-on-substrate (CoWoS) interposer
 - chip-package co-design 109–110
 - combo-bump design style 106–109
 - connectivity checking technique 87–88
 - cross-die timing check 90–92
 - inter-die LVS checking 89
 - interface alignment checking 88–90
 - IR drop analysis 92–93
 - LVS checking 88
 - multi-die ESD protection scheme 110–113
 - RC extraction and TSV modeling 85–87
 - SI/PI analysis, for HBM interface 97–106
 - vs.* 3D design paradigm 82
 - TSMC reference flows 113
 - wide bus routing guideline 94–97
- chip-package co-design, for stacked ICs 109–110
- circuit partitioned chip stack 143
- circuit partitioning strategy 145
- combo-bump design style 106–109
- compact thermal modeling 448–449
- compact transient thermal model (CTTM) 379

- composite thermal capacitor (CTC)
 - regeneration, with SSC
 - device operation and characterization
 - process 401–403
 - experimental setups
 - fan cooled regeneration 400
 - IR thermal imaging camera
 - 397–398
 - liquid cooling regeneration 401
 - thermoelectric cooler regeneration
 - setup 399–400
 - three-dimensional model
 - 395–397
 - 3D numerical simulations 404
 - Config_Hold bit 311, 319
 - copper–copper direct bonding
 - technology 7
 - copper-to-copper (Cu–Cu) bonding
 - 21
 - cost modeling, of 2.5D/3D-SIC
 - Case FPGA 196–200
 - Case MOBL 196–201
 - cost breakdown
 - 194
 - cost calculation 195
 - cost classification 191, 195–196
 - design cost 191
 - fault coverage, of interposer pre-bond
 - testing 198–199, 202–204
 - logistics costs 193
 - manufacturing cost 191–192
 - mid-bond testing and logistics cost
 - 199–200, 204
 - overall cost and product quality
 - calculation 194
 - packaging cost 192–193
 - read parameters 195
 - sensitivity analysis 194
 - stack creation 195
 - test cost 192
 - tool flow 194–196
 - tool inputs and outputs 194
 - trade-off between pre-bond tests
 - 200, 204
 - cross-die STA 90
- d**
- DAHI Northrop Grumman
 - heterogeneous integration
 - process 17
 - data access granularity 173
 - data handling approaches, of complex
 - system 62
 - decoupling capacitors (decaps) 41
 - design-for-testability (DfT) process
 - 191
 - die-level serial interface infrastructure
 - 311
 - die-to-die interconnects
 - electrical models 211–212
 - end-to-end delay 209
 - fault-free 211
 - micro-bumps 210
 - parametric defects 209
 - TSVs defects 210
 - types 210
 - die wrapper register (DWR) 303,
 - 312–18
 - digital devices
 - compute performance, efficiency and
 - miniaturization 433
 - DRAM-on-processor 3-D stack 350
 - dual-side cooling
 - approach 436–437
 - thermal-power insert 454–455
 - dual-side electrical interconnect
 - topology, thermal power plane in
 - 455
 - duty cycle 224, 376, 394, 395, 397, 399,
 - 403, 404, 406–409, 441
 - dynamic random access memory
 - (DRAMs) 149
 - basic architecture 152
 - behavioral models 160–162
 - core architecture and technology
 - 164–167
 - design space 155–156
 - energy vs. cell efficiency 170
 - flexible burst length and bandwidth
 - interface 172–173
 - hierarchical structure 153
 - interface evolution 150–152

memory controllers 158–160
 22nm 4GB wide IO DRAM cube
 155–157
 organization 152
 page and activation scheme 154
 power model verification 162–163
 power supply voltage scaling 162
 primary sense amplifiers 153–155
 stack results 169–171
 sub-array and open-bitline
 architecture 153, 154
 subsystem architecture 161
 technology nodes and disruptive
 changes 151
 throughput and cell efficiency
 169–170
 unit cell area vs. technology node
 151
 wiring and TSV 165–167

e

electrical and fluidic microbumps
 assembly, testing and characterization
 364–366
 fabrication flow 363–364
 electrical challenges
 modeling 64
 optimization 65–67
 PCB packages 63
 simulation 65
 electrical domain 54
 electromigration and stress migration
 54
 electronic design automation (EDA)
 circuit partitioning 145–146
 commercially supported tools 143
 modular partitioning approaches
 143–145
 for 3D-IC 141–143
 electrostatic-discharge (ESD) protection
 81, 110–113, 159
 electrothermal interactions 54
 embedded multi-interconnect bridge
 (EMIB) technology 359
 enhanced-launch-on-shift (ELoS)
 method 270–271

f

face-to-face (F2F) stacking 6, 22–24
 fan cooled regeneration setup 401, 408
 fast thermal analysis with adaptive
 regression
 initial experiments 121–123
 modeling technique 123
 multivariate adaptive regression
 splines 123
 parameters influencing chip
 temperature 123
 sample generation 123–124
 simulation results 124–125
 fault detection scheme 218–219
 fault-free die-to-die interconnects 211
 figure of merit 387, 388
 fine-pitch micro-bumps, direct probing
 on
 accurate probe stations 232
 Cascade Microtech CM300 probe
 station 238–239
 contact resistance 247–248
 criteria 236
 fine-pitch low-force probe cards 232
 micro-bumps 234–236
 microelectromechanical system
 (MEMS)-type probe cards 236
 pre-bond testing 232–234
 probe cards 236–238
 probe impact on stack interconnect
 yield 248
 probe marks 243–245
 probe station 238–239
 probe tip recognition routine, for RBI
 tips 242
 probe-to-pad alignment (PTPA)
 software 242
 PTPA accuracy 245–246
 Pyramid Probe[®] Rocking Beam
 Interposer technology 236–238
 Vesuvius-2.5D test vehicle 240–242
 first die 305, 307, 312, 314, 315, 320,
 321, 378
 flexible burst length and bandwidth
 interface, of 3D-DRAMs

- flexible burst length and bandwidth interface, of 3D-DRAMs (*contd.*)
 - advanced power-down techniques 178–179
 - data access granularity 173
 - experimental results 173–175
 - on-the-fly switching 172
 - subsystem power and energy estimation 175–176
 - temperature-aware refresh control 177–178
 - flexible parallel port (FPP) 304
 - configuration register 319
 - configurations 320
 - control signals 319–320
 - structure 318–319
 - test channels 318
 - usage scenarios 320–322
 - fluid temperatures, for single-phase flow 446
 - full-chip layout-based thermal simulations 419–421
 - full CMOS test chip with programmable power map 424–425
 - functional SystemC/Verilog model for 3D-DRAM stack 161
- g**
- gate-level monolithic 3D ICs 117
 - generic digital IC design flow 142
 - electronic system level (ESL) design 141
 - gate level design 141
 - layout vs. schematic (LVS) 142
 - manufacturing 142
 - register transfer level (RTL) 141
 - system specification 141
 - verification 142
 - Green's functions based model 418–419
- h**
- HeatWave tool 419
 - heterogeneous three-dimensional (3D) die integration architectures
 - air-cooled heat sink 351
 - air-gap thermal isolation 351
 - experimental demonstration 355–358
 - finite-volume method 351
 - high-power tier 356
 - low-power tier 356
 - maximum temperature 353, 355
 - mechanically flexible interconnects (MFIs) 355
 - microfluidic-cooled interposer 351
 - microfluidic heat sink (MFHS) 349
 - microfluidic test setup 356–357
 - micropin fin heat sink, high-aspect ratio TSVs within 367–368
 - power map and temperature sensor designs 356
 - power maps, of memory and processor dies 352
 - simulated stack specification 352
 - thermal bridge 351
 - thermal challenges 349–358
 - thermal evaluation 351–353
 - TSV impacts 354–355
 - heuristic method for robust optimization
 - die-level TAM assignment 290–292
 - evaluation phase 293
 - maximum-weight clique problem 292
 - simulated annealing algorithm 290–294
 - simulation results 294–299
 - high bandwidth memory (HBM) 10
 - ballout and dimensions 94–95
 - BGA and TSV placements 96
 - multiple die arrangements 98
 - HotSpot thermal model 448
 - HotSpot tool 416
 - hybrid memory cube (HMC) 9, 83, 171
- i**
- IEEE Std 1500 254, 259, 269, 276, 304, 307, 309, 316, 318, 322
 - IEEE Std P1838 302
 - aim of 303
 - die wrapper register

- requirements 313–314
 - shared *vs.* boundary wrapping 315–316
 - tasks for 311
 - wrapper cell options 316–318
 - history 303
 - physical implementations 305
 - working group 276, 302–304
 - IEEE Std 1149.1 serial data path 309–311
 - IEEE Std 1149.1 test access port (TAP) interface 257, 306–307
 - input sensitivity analysis (ISA) enhanced oscillation test
 - electrical effect
 - leakage fault 216–217
 - resistive open fault 216
 - test structure 217–219
 - fault detection scheme 218–219
 - impact of process variation 219–220
 - pre-bond test structure 217
 - integrated microchannel heat sink 377
 - interconnect failure diagnosis 341–342
 - inter-die thermal resistance
 - experimental characterization 428–429
 - underfill material 429, 430
 - unit cell model, for micro-bumps 430
 - interlayer cooling approach 436, 437
 - interposer design 84, 88, 92, 107, 114, 142, 143
 - interposer pre-bond testing 198–199, 202–204
 - interposer SI/PI analysis, for HBM interface
 - bit error rate 99–106
 - eye diagram 97, 99, 100, 106
 - maximizing signal quality 102
 - noise distribution and decision error 101
 - Q factor 101
 - shielding effect of signals 103
 - simulation setup 97–99
 - SSO noise suppression with MIM
 - capacitance 105
 - trace length 102, 103
 - IR thermal imaging camera 397–398
- j**
- JEDEC wide-IO DRAM die 329
- k**
- known good die (KGD) test 31, 82, 192, 211, 326, 330
 - known good stack (KGS) test 326, 330–333
- l**
- last die 83, 305, 314
 - leakage to voltage conversion and comparison (L2VCC) method 213, 214
 - lid-integral cold plates 451
 - liquid coolant on package topology 449
 - additional loads 450–452
 - sealing design 450
 - stress testing 452–453
 - system link and field replacement 453
 - liquid cooling regeneration 401
- m**
- maximum distortion energy hypothesis 73
 - memory-on-logic stacks 254, 272–276
 - memory stacking technologies 83
 - micro-bump probing *vs.* dedicated probe pads 198, 200–202, 204–206
 - micro-bumps 301
 - copper landing bump 234–235
 - copper-nickel-tin top bump 234–235
 - JEDEC Wide-I/O Mobile DRAM standard 235–236
 - micropin-fins heat sink, high-aspect ratio TSVs within
 - fabrication and testing 369–370

- micropin-fins heat sink, high-aspect ratio TSVs within (*contd.*)
 - TSV dielectric capacitance 367, 368
 - TSV resistance measurements 370
 - mid-bond test 253
 - and logistic cost, for Case MOBL and FPGA 199
 - middle die 256, 305, 314, 320, 321
 - modular partitioned chip stack 143
 - modular partitioning approach 143–145
 - monolithic 3D ICs
 - fast thermal analysis with adaptive regression 121–125
 - gate-level 117
 - nano-scale monolithic inter-tier vias 115
 - non-linear regression based technique 121
 - power delivery issues 126–134
 - power delivery network 116–117
 - thermal issues
 - material and structural differences 118–119
 - temperature map 119–121
 - 2-tier structure 116–118
 - Moore's Law 3, 16, 18, 81, 115, 253, 301, 433
 - MT bump routing 96
 - multi-die electrostatic-discharge protection scheme 110
 - multi-layer pin-fin liquid cooling model 381
 - multi-tower die stack 312
 - multivariate adaptive regression splines (MARS) 123
- n**
- next die 256, 305, 310, 311
 - nML language 26, 35
 - non-robust test architecture
 - optimization, mathematical programming model for 287
 - Nusselt number 400, 401
- o**
- on-chip variation (OCV) 90
 - one-bit Serial Control mechanism 304
- p**
- passive silicon interposer, testing of 336–339
 - Pathfinder 3D tool 143
 - Peltier effect 386, 396
 - percolating thermal underfills (PTUs) 437–438
 - phase change materials (PCMs) 376, 393–409
 - porous medium method 378
 - post-bond interconnect testing 220
 - direct measurement 220–221
 - pulse-vanishing (PV) test 222–225
 - variable output thresholding (VOT) scheme 225–227
 - voltage-divider-based test method 221–222
 - post-bond test 191, 192, 196, 197, 253, 263, 264, 272
 - power delivery issues, in monolithic 2D/3D ICs
 - advanced encryption standard circuit 126
 - design and analysis setup 126–128
 - full-chip IR drop analysis 128
 - iso-performance designs 126
 - OpenSPARC T2 126, 127
 - power delivery network
 - analysis results 131–134
 - impact on monolithic inter-tier vias 128–131
 - power delivery network (PDN) 41–42
 - chip-package-board unified impedance 48
 - components 42
 - decoupling capacitors 51
 - equivalent circuit representation 43
 - impedance 44–47
 - on-chip power noise measurement 48
 - passive network model 44
 - power integrity 43

- power noise simulation model 43
 - resonance response 45
 - simulation and characterization 43–49
 - structure and integrity 41–43
 - 3D IC chip integration 49
 - time-domain (transient) response 44
 - power delivery network (PDN)
 - optimization, in monolithic 3D ICs 134
 - design guidelines 137–138
 - design styles 134–137
 - signal routing and power analysis 135, 137, 138
 - pre-bond testing 191, 192, 198, 200, 202–204, 217, 231–234, 236, 268, 302
 - access challenge 253
 - pre-bond TSV testing
 - charge-and-sample based 214–216
 - charge-discharge-sample test 215
 - direct probing test method 211, 213
 - input-sensitivity-analysis based oscillation test 216–220
 - leakage test by L2VCC 214
 - non-direct probing test method 213
 - pressure drop, for single-phase flow 446
 - Pretty-Good-Die (PGD)
 - technique 336
 - test 325, 345
 - previous die 256, 305
 - pulse-vanishing (PV) test 222–225
 - Pyramid Probe[®] Rocking Beam Interposer technology 236–238
- r**
- reconfigurable multiple-width TAM
 - die-level architecture with 283
 - n -bit interface 283
 - $2n$ -bit interface 283
 - $4n$ -bit interface 283
 - reduced latency DRAM (RLDRAM) 150
 - robust optimization of 3D test architecture and scheduling
 - adaptive testing 284
 - heuristic method based on simulated annealing 290–294
 - ILP-based heuristic 285
 - mathematical model 285–290
 - power consumption 284
 - reconfigurable multiple-width TAM 283
 - uncertain parameters 282–284
 - variations in test time 284
- s**
- Schmitt-trigger inverter 226, 227
 - Shmoo plots, for scan chain test 343
 - silicon interposer 82–83
 - testing of 336–340
 - silicon on insulator (SOI) technology 5–6, 117
 - single integrated interconnect test mode 332, 334, 341
 - single phase 3D IC cooling 376–383
 - single-phase interlayer cooling
 - chip stack design 438–441
 - extreme 3D enabled 441–443
 - performance evolution 440
 - single-phase liquid-cooled ICs, compact thermal modeling for 448–449
 - single-phase vs. two-phase evaporative cooling approach 444–445
 - SOC-to-DRAM interconnect test 332, 334, 335
 - SOC-to-Wide-I/O DRAM interconnect test 334
 - solid-state coolers 375
 - SPICE model for TSV 87
 - stacked ICs (SICs) 81–113, 189–207, 301, 413–430
 - stack-level control signal propagation 308
 - stack-level WIR programming 333
 - staggered bankwise power-down approach, for 3D stacked DRAM 179–181, 183
 - STEAM thermal model 449

- system on chip (SoC) die 329
 - level WIR programming 332
 - pre-stacking and post-stacking
 - Shmoo plots 340
- t**
- TAPCONFIG register 309–311
- temperature-aware refresh control
 - 177–178
- temperature-aware refresh control, for
 - 3D stacked DRAM 177–178
- test access port (TAP) interface 307
- test data compression (TDC) 254,
 - 267–269
- Tezzaron DiRAM4-IO 10
- thermal domain, challenges in 54
- thermal interface material (TIM) 60,
 - 61, 70, 361, 399, 400, 407, 434, 436, 450, 453
- thermal issues, monolithic
 - vs. TSV-based 3D ICs
 - material and structural differences
 - 118–119
 - temperature map 119–121
- thermal management, of 3D chip stacks
 - 434–437
- thermal numerical analysis, of 3D
 - integrated structures
 - analytical and semi-analytical
 - solutions 417
 - compact thermal /fast thermal
 - models 416–419
 - computational fluid dynamics 414
 - experimental validation 425–428
 - finite element method 414
 - full-chip layout-based 419
 - Green's functions based model
 - 418–419
 - inter-die thermal resistance
 - 428–430
 - objectives 414
 - package-level numerical simulations
 - 414–416
 - resistance-capacitance networks
 - 416–417
 - 3D stacked thermal test vehicles
 - 421–425
 - thermal power plane (TPP) 455–457
 - thermal resistance, for single-phase flow
 - 446
- thermal test chips
 - full CMOS test chip with
 - programmable power map
 - 424–425
 - heater configurations 421
 - hot spot dissipation thermal
 - measurements 422–424
 - uniform power dissipation
 - measurements 421–422
- thermal-wakes 376
 - aware resistance network 377
 - function 377–378
- thermoelectric coolers (TEC)
 - advantages 386
 - design principles 386–387
 - regeneration setup 399–400
 - schematic illustration 388
 - semiconductor materials 386
- thermomechanical challenges 56,
 - 72–77
- thermo-mechanical stress 55, 210
- thin film coolers
 - based on multiple barrier layers
 - 387–389
 - cooling power of 389
 - modeling of 389–391
 - response time 392
 - schematic illustration 388
 - Si/SiGe 392
 - vs. thermoelectric coolers 389
 - transient behavior of 391–393
 - transient cooling response 393
- 3D design-for-test (DFT) architecture
 - 254, 302
 - at-speed interconnect testing
 - 270–272
 - die-level DFT wrapper 254
 - hierarchical SOCs containing
 - embedded cores 269–270
 - and JTAG area costs 263
 - memory-on-logic stacks 272–276

- modular test approach 254
- multi-tower stacks 265–267
- on-chip test data compression 267–269
- parallel TAM 256
- reconfigurable scan chain
 - concatenation 256
- schematic overview 255
- serial test-access mechanism 256
- silicon area cost 257
- six-bit control bus 256
- test ports 256
- test vehicles 254
- Vesuvius-3D technology (*see* Vesuvius-3D 3D-DfT demonstrator)
- wrapper boundary register 256
- 3D heat transfer model 379–381
- 3D heterogeneous processor 14–15
- 3D Interlayer Cooling Emulator (3D-ICE) 177, 417, 448–449
- 3D radar processing element 13–15
- 3D-stacked integrated circuits (3D-SICs) 253, 302
 - application domain of wireless communications 32
 - application mapping and platform architecture exploration 25
 - architecture template 32–34
 - assembly based integration 23
 - 10-core MPSoC design instance 34
 - cost models 31–32
 - design flow 25–26
 - design flow add-ons 28–32
 - experimental results 36–38
 - interconnect technology
 - comparison 36–37
 - private vs. hybrid memory architecture 36
 - system architecture, impact of 37–38
 - system parameter vs. design choices 38
 - experimental setup 35–36
 - face-to-face and face-to-back 3D stacking 26
 - floor planning 28
 - integration granularity 23
 - interconnect delay and power models 29–30
 - LTE-3GPP receiver, baseband
 - processing of 32
 - monolithic integration 23
 - MPSoC design points 26
 - multiple memory organization and bus structure 34–35
 - repeater area model 30–31
 - RTL synthesis 27
 - stacking orientation 23–24
 - standard cell clustering 27
 - standard cell placement and routing 28
 - test flow 191
 - testing of 189–191
 - test moments 191
 - 3D integration backbone tool 27–28
 - 3D partitioning 27–28
 - TSV formation 24
- 3D Systems Integration Conference (3DIC) technologies
 - advantage 81
 - chip stacking technology set 5–6
 - circuit partitioning 13–14
 - components 84
 - cross-die signaling 85
 - die stacking system 82
 - fast Fourier transform (FFT) processor 12–13
 - heterogeneous integration 16–17
 - interposers/2.5D integration 3
 - memory bandwidth 8–10
 - miniaturization 7–8
 - non-visible light sensors 8
 - physical and electrical sign-off 85
 - power efficient computing and logic 11–12
 - redistribution layer (RDL) 5
 - silicon on insulator technology 5–6
 - system level planning 83
 - thermal issues 16
 - 3D heterogeneous processor 14–15
 - 3D logic stacking 10

- 3D Systems Integration Conference (3DIC) technologies (*contd.*)
 - through silicon vias (TSVs) 6
 - through-silicon vias (TSVs) 3, 21, 49, 59, 115, 141, 191, 231, 253, 301–325, 349
 - transient flow boiling behavior 384
 - TSMC DRAM die 329, 332
 - 2.5D IC integration 359
 - bridge-chip technology 359
 - die spacing 361–362
 - die thickness mismatch 361–362
 - interposer technology 359
 - thermal profiles, of silicon interposer
 - vs. bridge-chip technologies 359
 - using integrated die-level microfluidic heat sinks 362–363
 - 2.5D-stacked integrated circuits 302
 - vs. 3D 231
 - two phase cooling method 383–384, 443–448
 - two-phase evaporative cooling 443, 444, 446
 - two phase flow boiling method 383–384
 - two-phase interlayer heat transfer, radial
 - hierarchical fluid network for 446–448
 - two-phase liquid-cooled ICs, compact
 - thermal modeling for 449
- V**
- variable output thresholding (VOT)
 - scheme 225, 227
 - Vesuvius-3D 3D-DfT demonstrator
 - at-speed interconnect testing 270–272
 - design 258–263
 - die stack, cross-sections of 257–258
 - embedded cores 269–270
 - experimental die-to-die (D2D)
 - stacking process 257
 - functional and test interfaces 261
 - functional stack design 259
 - IO interfaces 260
 - ISCAS'89 benchmark circuits 259
 - memory-on-logic stacks 272–276
 - multi-tower stacks 265–267
 - pre-bond and post-bond test modes 264
 - reconfigurability, of test access paths 262
 - results 263–265
 - technology 257–258
 - test data compression 267–269
 - top and bottom circuits 259–262
 - Vesuvius-2.5D test vehicle 239
 - voltage-divider-based test 221–222
 - von Mises stress yield criterion 73
- W**
- wafer-to-wafer hybrid bonding 430
 - Wide IO DRAMs 10
 - wrapper boundary register (WBR) 256
 - wrapper serial port (WSP) interfaces 307