

Contents

Introduction to Design, Test and Thermal Management of 3D Integrated Circuits *xv*

Part I Design *1*

- 1 3D Design Styles** *3*
Paul D. Franzon
 - 1.1 Introduction *3*
 - 1.2 3D-IC Technology Set *3*
 - 1.3 Why 3D *6*
 - 1.4 Miniaturization *7*
 - 1.5 Memory Bandwidth *8*
 - 1.6 3D Logic *10*
 - 1.6.1 Power-Efficient Computing and Logic *11*
 - 1.6.2 Modular Partitioning: FFT Processor *12*
 - 1.6.3 Circuit Partitioning *13*
 - 1.6.4 3D Heterogeneous Processor *14*
 - 1.6.5 Thermal Issues *15*
 - 1.7 Heterogeneous Integration *16*
 - 1.8 Conclusions *18*
 - References *18*

- 2 Ultrafine Pitch 3D Stacked Integrated Circuits: Technology,
Design Enablement, and Application** *21*
*Dragomir Milojevic, Prashant Agrawal, Praveen Raghavan, Geert Van der Plas,
Francky Catthoor, Liesbet Van der Perre, Dimitrios Velenis, Ravi Varadarajan,
and Eric Beyne*
 - 2.1 Introduction *21*
 - 2.2 Overview of 3D Integration Technologies *23*
 - 2.2.1 Integration Granularity *23*
 - 2.2.2 Stacking Orientation *23*
 - 2.2.3 TSV Formation *24*
 - 2.3 Design Enablement of Ultrafine Pitch 3D Integrated Circuits *25*
 - 2.3.1 Design Flow Overview *25*

2.3.2	3D Integration Backbone Tool	27
2.3.3	3D Design Flow Add-Ons	28
2.3.3.1	Interconnect Delay and Power Models	29
2.3.3.2	Repeater Area Model	30
2.3.3.3	Cost Model	31
2.4	Implementation of Mobile Wireless Application	32
2.4.1	Application Driver	32
2.4.2	Architecture Template	32
2.4.3	MPSoC Instance	34
2.4.4	Multiple Memory Organization and Bus Structure	34
2.4.5	Experimental Setup	35
2.4.6	Experimental Results	36
2.4.6.1	Private vs. Hybrid Memory Architecture	36
2.4.6.2	Interconnect Technology Comparison	36
2.4.6.3	Impact of System Architecture	37
2.4.6.4	System Parameter vs. Design Choices	38
2.5	Conclusions	38
	References	39
3	Power Delivery Network and Integrity in 3D-IC Chips	41
	<i>Makoto Nagata</i>	
3.1	Introduction	41
3.2	PDN Structure and Integrity	41
3.3	PDN Simulation and Characterization	43
3.4	PDN in 3D Integration	49
	References	52
4	Multiphysics Challenges and Solutions for the Design of Heterogeneous 3D Integrated System	53
	<i>Alexander Steinhardt, Dimitrios Papaioannou, Andy Heinig, and Peter Schneider</i>	
4.1	Introduction	53
4.1.1	Example: Stent	57
4.1.2	Example Interposer	59
4.2	Data Handling for the System View	61
4.3	Electrical Challenges	62
4.3.1	Modeling	64
4.3.2	Simulation	64
4.3.3	Optimization	65
4.4	Mechanical Challenges	67
4.5	Thermal Challenges	68
4.6	Thermomechanical Challenges	72
	Acknowledgments	77
	References	77

5	Physical Design Flow for 3D/CoWoS® Stacked ICs	81
	<i>Yu-Shiang Lin, Sandeep K. Goel, Jonathan Yuan, Tom Chen, and Frank Lee</i>	
5.1	Introduction	81
5.2	CoWoS® vs. 3D Design Paradigm	82
5.3	Physical Design Challenges	83
5.4	Physical Design Flow	85
5.4.1	RC Extraction and TSV Modeling	85
5.4.2	Interposer Connectivity Checking Technique (LVS)	87
5.4.3	Interposer Interface Alignment Checking	88
5.4.4	Cross-Die Timing Check	90
5.4.5	IR Drop Analysis for the Interposer	92
5.5	Physical Design Guideline	94
5.5.1	Interposer Wide Bus Routing Guideline	94
5.5.2	Interposer SI/PI Analysis for HBM Interface	97
5.5.3	Combo-Bump Design Style	106
5.5.4	Chip-Package Co-Design for Stacked ICs	109
5.5.5	Interposer Multi-Die ESD Protection Scheme	110
5.6	TSMC Reference Flows	113
5.7	Conclusion	114
	References	114
6	Design and CAD Solutions for Cooling and Power Delivery for Monolithic 3D-ICs	115
	<i>Sandeep Samal and Sung K. Lim</i>	
6.1	Introduction	115
6.2	New Thermal Issues in Monolithic 3D-ICs	117
6.2.1	Material and Structural Differences	118
6.2.2	Temperature Map Comparisons	119
6.3	Fast Thermal Analysis with Adaptive Regression	121
6.3.1	Initial Experiments	121
6.3.2	Modeling Technique	123
6.3.3	Sample Generation	123
6.3.4	Simulation Results	124
6.4	New Power Delivery Issues in Monolithic 3D-ICs	126
6.4.1	Design and Analysis Setup	126
6.4.2	Impact of PDN	128
6.4.3	PDN Analysis Results	131
6.5	Power Delivery Network Optimization	134
6.5.1	Design Styles	134
6.5.2	Full PDN Analysis Results	135
6.5.3	PDN Design Guidelines for Monolithic 3D-ICs	137
6.6	Conclusions	139
	References	139

7	Electronic Design Automation for 3D	141
	<i>Paul D. Franzon</i>	
7.1	Introduction	141
7.2	EDA Flows for 3D-IC	141
7.3	Commercial EDA Support	143
7.4	Modular Partitioning Approaches	143
7.5	Circuit Partitioning	145
7.6	Conclusions	146
	References	147
8	3D Stacked DRAM Memories	149
	<i>Christian Weis, Matthias Jung, and Norbert Wehn</i>	
8.1	3D-DRAM Design Space and DRAM Technology Background	150
8.1.1	DRAM Evolution	150
8.1.2	Common DRAM Architecture	152
8.1.3	Architecture Study of a 22 nm 4GB 3D-DRAM Cube	155
8.1.4	DRAM Memory Controller	158
8.2	Design Space Exploration of 3D-DRAMs	160
8.2.1	3D-DRAM Behavioral Models	160
8.2.1.1	Power Model Verification	162
8.2.2	3D-DRAM Core Architecture and Technology	164
8.2.2.1	Wiring and TSV Considerations	165
8.2.3	3D-DRAM Architecture Exploration Results	167
8.2.3.1	3D-DRAM Bank Exploration Results	167
8.2.3.2	Complete 3D-DRAM Stack Results	169
8.2.4	Flexible Burst Length and Bandwidth Interface for 3D-DRAMs	172
8.2.4.1	Experimental Results	173
8.2.4.2	Subsystem Power and Energy Estimation	175
8.3	Architectural 3D Stacked DRAM Controller Optimizations	176
8.3.1	Temperature-Aware Refresh Control for 3D Stacked DRAMs	177
8.3.2	Advanced 3D Stacked DRAM Power-Down Policies	178
8.3.2.1	Staggered Power Down for Standard DDR3 DRAMs	179
8.3.2.2	Bankwise Staggered Power Down for WideIO DRAMs	182
8.4	Conclusion	183
	References	184
	Part II Test	187
9	Cost Modeling for 2.5D and 3D Stacked ICs	189
	<i>Mottaqiallah Taouil, Said Hamdioui, and Erik Jan Marinissen</i>	
9.1	Introduction	189
9.2	Testing 3D Stacked ICs	189
9.2.1	Importance of Testing	189
9.2.2	Test Moments and Test Flows	190
9.3	Cost Modeling	191
9.3.1	Cost Classification	191
9.3.2	Design Cost	191

9.3.3	Manufacturing Cost	191
9.3.4	Test Cost	192
9.3.5	Packaging Cost	192
9.3.6	Logistics Cost	193
9.4	3D-COSTAR	193
9.4.1	Tool Inputs and Outputs	194
9.4.2	Tool Flow	194
9.5	Case Studies	196
9.5.1	Reference Cases	196
9.5.2	Experiments	198
9.5.2.1	Fault Coverage of Interposer Pre-Bond Testing	198
9.5.2.2	Mid-Bond Testing and Logistics	199
9.5.2.3	Dedicated Probe Pads vs. Micro-Bump Probing	200
9.5.3	Fault Coverage of Interposer Pre-Bond Testing	202
9.5.4	Mid-Bond Testing and Logistics	204
9.5.5	Dedicated Probe Pads vs. Micro-Bump Probing	204
9.6	Conclusion	207
	References	207
10	Interconnect Testing for 2.5D- and 3D-SICs	209
	<i>Shi-Yu Huang</i>	
10.1	Introduction	209
10.2	Pre-Bond TSV Testing	211
10.2.1	General Test Methods for Pre-Bond TSVs	211
10.2.2	Leakage Test by Voltage Conversion and Comparison	213
10.2.3	Charge-and-Sample-Based Pre-Bond TSV Test	214
10.2.4	Input Sensitivity Analysis (ISA)-Based Oscillation Test	216
10.2.4.1	Electrical Effect of a Resistive Open Fault	216
10.2.4.2	Electrical Effect of a Leakage Fault	216
10.2.4.3	Test Structure	217
10.2.4.4	Fault Detection Scheme	218
10.2.4.5	Impact of Process Variation	219
10.3	Post-Bond Interconnect Testing	220
10.3.1	Direct Measurement	220
10.3.2	Voltage-Divider-Based Test	221
10.3.3	Pulse-Vanishing Test (PV Test)	222
10.3.4	Characterization-Based Test Method via VOT Scheme	225
10.4	Concluding Remarks	227
	References	228
11	Pre-Bond Testing Through Direct Probing of Large-Array Fine-Pitch Micro-Bumps	231
	<i>Erik Jan Marinissen, Bart De Wachter, Jörg Kiesewetter, and Ken Smith</i>	
11.1	Introduction	231
11.2	Pre-Bond Testing	232
11.3	Micro-Bumps	234
11.4	Probe Technology	236

11.4.1	Probe Cards	236
11.4.2	Probe Station	238
11.5	Test Vehicle: Vesuvius-2.5D	239
11.6	Experiment Results	242
11.6.1	Initial Hurdles	242
11.6.2	Probe Marks	243
11.6.3	PTPA Accuracy	245
11.6.4	Contact Resistance	247
11.6.5	Probe Impact on Stack Interconnect Yield	248
11.7	Conclusion	249
	Acknowledgments	249
	References	250
12	3D Design-for-Test Architecture	253
	<i>Erik Jan Marinissen, Mario Konijnenburg, Jouke Verbree, Chun-Chuan Chi, Sergej Deutsch, Christos Papameletis, Tobias Burgherr, Konstantin Shubin, Brion Keller, Vivek Chickermane, and Sandeep K. Goel</i>	
12.1	Introduction	253
12.2	Basic 3D-DfT Architecture	254
12.3	Vesuvius-3D 3D-DfT Demonstrator	257
12.3.1	Vesuvius-3D Technology	257
12.3.2	3D-DfT Demonstrator Design	258
12.3.3	3D-DfT Demonstrator Results	263
12.4	Extensions to the Basic 3D-DfT Architecture	265
12.4.1	Multi-tower Stacks	265
12.4.2	Test Data Compression	267
12.4.3	Hierarchical SoCs Containing Embedded Cores	269
12.4.4	At-Speed Interconnect Testing	270
12.4.5	Memory-on-Logic Stacks	272
12.5	Conclusion	276
	Acknowledgments	276
	References	277
13	Optimization of Test-Access Architectures and Test Scheduling for 3D ICs	281
	<i>Sergej Deutsch, Brandon Noia, Krishnendu Chakrabarty, and Erik Jan Marinissen</i>	
13.1	Uncertain Parameters in Optimization of 3D Test Architecture and Test Scheduling	282
13.2	Robust Optimization of 3D Test Architecture	285
13.2.1	Mathematical Model for Robust Co-optimization of Test Architecture and Test Scheduling	286
13.2.2	Heuristic Method for Robust Optimization Based on Simulated Annealing	290
13.3	Simulation Results	294
13.4	Conclusion	299
	References	299

14	IEEE Std P1838: 3D Test Access Standard Under Development	301
	<i>Adam Cron, Erik Jan Marinissen, Sandeep K. Goel, Teresa McLaurin, and Sandeep Bhatia</i>	
14.1	Introduction	301
14.2	Overview	303
14.2.1	History	303
14.2.2	PAR Summary	303
14.2.3	Status	304
14.3	Scope and Terminology	304
14.4	Serial Control	306
14.4.1	Initial 1500 vs. 1149.1 Discussion	306
14.4.2	1149.1 Serial Data Path	309
14.4.3	TLR Hold-Off Bit	310
14.5	Die Wrapper Register	311
14.5.1	Die Wrapper Requirements	313
14.5.2	Shared vs. Boundary Wrapping and Stack Considerations	314
14.5.3	Wrapper Cell Options	316
14.6	Flexible Parallel Port	317
14.6.1	FPP Structure	318
14.6.2	FPP Control Signals	319
14.6.3	FPP Configurations	320
14.6.4	Usage Scenarios	320
14.7	Conclusion	322
	References	322
15	Test and Debug Strategy for TSMC CoWoS[®] Stacking Process-Based Heterogeneous 3D-IC: A Silicon Study	325
	<i>Sandeep K. Goel, Saman Adham, Min-Jer Wang, Frank Lee, Vivek Chickermane, Brion Keller, Thomas Valind, and Erik Jan Marinissen</i>	
15.1	Introduction	325
15.2	Overview of CoWoS [®] Stacking Process	327
15.3	CoWoS [®] Chip Architecture	327
15.3.1	SoC Die	329
15.3.2	JEDEC WideIO DRAM Die	329
15.3.3	DRAM Die	329
15.4	Test and Diagnosis Architecture	329
15.4.1	Known-Good-Die (KGD) Test	330
15.4.2	Known-Good-Stack (KGS) Test	330
15.4.3	Interconnect Test ATPG	333
15.5	Testing of Passive Silicon Interposer	336
15.6	Experimental and Silicon Results	340
15.6.1	Interconnect Failure Diagnosis	341
15.6.2	Cause and Effect Analysis	343
15.7	Conclusion	345
	References	345

Part III Thermal Management 347

- 16 Thermal Isolation and Cooling Technologies for Heterogeneous 3D- and 2.5D-ICs 349**
Yang Zhang, Hanju Oh, Yue Zhang, Li Zheng, Gary S. May, and Muhannad S. Bakir
- 16.1 Thermal Challenges for Heterogeneous 3D-ICs 349
- 16.1.1 A 3D-IC Architecture for Thermal Decoupling Using Air-Gap Isolation and Thermal Bridge 350
- 16.1.2 Thermal Evaluation of the Proposed Architecture 351
- 16.1.3 Impact of TSVs on the Proposed Architecture 354
- 16.1.4 Experimental Demonstration 355
- 16.2 Thermal Challenges and Solutions for 2.5D-ICs 359
- 16.2.1 Thermal Comparison of Interposer and Bridge-Chip 2.5D Integration 359
- 16.2.2 Impact of Die Thickness Mismatch and Die Spacing on 2.5D Integration 361
- 16.2.3 Thermal Solutions Using Integrated Die-Level MFHS 362
- 16.3 Electrical and Fluidic Micro-Bumps 363
- 16.3.1 Fabrication Flow 363
- 16.3.2 Assembly, Testing, and Characterization 364
- 16.4 High Aspect Ratio TSVs Embedded in A Micropin Fin Heat Sink 367
- 16.4.1 Fabrication and Testing 369
- 16.5 Conclusion 371
- References 371
- 17 Passive and Active Thermal Technologies: Modeling and Evaluation 375**
Craig E. Green, Vivek Sahu, Yuanchen Hu, Yogendra K. Joshi, and Andrei G. Fedorov
- 17.1 Introduction 375
- 17.2 Integrated Background Heat Sink Approaches 376
- 17.2.1 Single-Phase 3D-IC Cooling 376
- 17.2.2 Two-Phase (Flow Boiling) Cooling 383
- 17.3 Solid-State Cooling 384
- 17.3.1 Thermoelectric Cooler (TEC) Design Principles 386
- 17.3.2 Thin Film Coolers 387
- 17.3.3 Conventional Thermoelectric vs. Thin Film Coolers 389
- 17.3.4 Modeling of Thin Film Coolers 389
- 17.3.5 Transient Behavior of Thin Film Cooler 391
- 17.4 Passive Cooling: Phase Change Material Regeneration Concerns 393
- 17.4.1 Three-Dimensional Model for a CTC Integrated into a Three-Layer Stack with SSC Regeneration 395
- 17.4.2 Experimental Setup 397
- 17.4.2.1 Thermoelectric Cooler Regeneration Setup 399
- 17.4.2.2 Fan Cooling Regeneration 400
- 17.4.2.3 Liquid Cooling Regeneration 401

- 17.4.3 Device Operation and Characterization Process 401
- 17.4.4 Results 404
- References 409

- 18 Thermal Modeling and Model Validation for 3D Stacked ICs 413**
Herman Oprins, Federica Maggioni, Vladimir Cherman, Geert Van der Plas, and Eric Beyne
- 18.1 Introduction 413
- 18.2 Modeling Methods for the Thermal Analysis of 3D Integrated Structures 413
 - 18.2.1 Package-Level Numerical Simulations (FEM/CFD) 414
 - 18.2.2 Compact Thermal Models (CTMs)/Fast Thermal Models (FTMs) 416
 - 18.2.2.1 Resistance–Capacitance Networks (White Box) 416
 - 18.2.2.2 Analytical and Semi-analytical Solutions (White Box/Gray Box) 417
 - 18.2.2.3 Green’s Function-Based Models (White Box/Gray Box) 418
 - 18.2.3 Full-Chip Layout-Based Thermal Simulations 419
- 18.3 3D Stacked Thermal Test Vehicles 421
 - 18.3.1 Uniform Power Dissipation Measurements 421
 - 18.3.2 Hotspot-Based Thermal Test Chip 422
 - 18.3.3 Full CMOS Test Chip with Programmable Power Map 424
- 18.4 Experimental Validation of Thermal Models for 3D-ICs 425
- 18.5 Inter-die Thermal Resistance 428
 - 18.5.1 Experimental Characterization 428
 - 18.5.2 Modeling Study 429
- References 430

- 19 On the Thermal Management of 3D-ICs: From Backside to Volumetric Heat Removal 433**
Thomas Brunschwiler, Gerd Schlottig, Chin L. Ong, Brian Burg, and Arvind Sridhar
- 19.1 Introduction: Density Scaling Drives Compute Performance and Efficiency 433
- 19.2 Thermal Management Landscape for 3D-ICs 434
- 19.3 Advances on Thermal Interfaces: Percolating Thermal Underfills 437
- 19.4 Single-Phase Interlayer Cooling: Design Rules Toward Extreme 3D 438
 - 19.4.1 Interlayer Cooling Aware Chip Stack Design 438
 - 19.4.2 Extreme 3D Enabled by Interlayer Cooling 441
- 19.5 Applicability of Two-Phase Cooling for 3D-ICs 443
 - 19.5.1 Single vs. Two-Phase Cooling Implementations 444
 - 19.5.2 3D-ICs Interlayer Cooling 445
 - 19.5.3 Thermal Resistance, Pressure Drops, Local Junction, and Fluid Temperatures 446
 - 19.5.4 Novel Radial Hierarchical Fluid Network for Two-Phase Interlayer Heat Transfer 446

19.6	Compact Thermal Modeling Framework	448
19.6.1	Compact Thermal Modeling for Air-Cooled ICs	448
19.6.2	3D-ICE: A Compact Thermal Model for Single-Phase Liquid-Cooled ICs	448
19.6.3	STEAM: A Compact Thermal Model for Two-Phase Liquid-Cooled ICs	449
19.7	Consequence of Fluid Presence for the Package Topology	449
19.7.1	Sealing Design	450
19.7.2	Additional Loads	450
19.7.3	Stress Testing	452
19.7.4	System Link and Field Replacement	453
19.8	Thermal Laminates Enabling Dual-Side Cooling and Electrical Interconnects	453
19.8.1	Thermal-Power Insert Enabling Dual-Side Cooling	453
19.8.2	Thermal Power Plane Enabling Dual-Side Electrical Interconnects	455
	References	456
	Index	461